Design and analysis of different types SRAM cell topologies
- 1 February 2015
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 167-173
- https://doi.org/10.1109/ecs.2015.7124870
Abstract
In this paper, we design different type of SRAM cells. This paper compares the performance of five SRAM cell topologies, which include the conventional 6T, 7T, 8T, 9T and the 10T SRAM cell implementations. In particular, the leakage currents, leakage power and read behaviour of each SRAM cells are examined. In 10T SRAM cell implementation results, reduced leakage power and leakage current by 36% and 64% respectively, the read stability is increased by 13% over conventional 6T, 7T, 8T and 9T SRAM cells. As a result, the 10T SRAM always consumes lowest leakage power and leakage current; improve read stability as compared to the 6T, 7T, 8T and 9T SRAM cells. The aim of this paper is to reduce the leakage power, leakage current and improve the read behaviour of the different SRAM cell structures using cadence tool at 45nm technology while keeping the read and write access time and the power as low as possible.Keywords
This publication has 10 references indexed in Scilit:
- Countermeasures against NBTI degradation on 6T-SRAM cellsAdvances in Radio Science, 2011
- Static Noise Margin Analysis of Various SRAM TopologiesInternational Journal of Engineering and Technology, 2011
- A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell ArrayIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010
- Process technology and design parameter impact on SRAM Bit-Cell Sleep effectivenessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- 7T SRAM enabling low-energy simultaneous block copyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS TechnologyIEEE Journal of Solid-State Circuits, 2008
- An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Read-Static-Noise-Margin-Free SRAM Cell for Low-VDD and High-Speed ApplicationsIEEE Journal of Solid-State Circuits, 2005
- Drowsy caches: simple techniques for reducing leakage powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DRG-cache: a data retention gated-ground cache for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002