A high-performance microarchitecture with hardware-programmable functional units
- 24 August 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A 200 MHz 64 b dual-issue CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Splash 2 processor and applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A field programmable accelerator for compiled-code applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Beyond superscalar using FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Processor reconfiguration through instruction-set metamorphosisComputer, 1993
- Viewing instruction set design as an optimization problemPublished by Association for Computing Machinery (ACM) ,1991
- Algorithmic and Register-Transfer Level Synthesis: The System Architect’s WorkbenchPublished by Springer Science and Business Media LLC ,1990
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Conversion of control dependence to data dependencePublished by Association for Computing Machinery (ACM) ,1983
- Vertical Migration for Performance Enhancement in Layered Hardware/Firmware/Software SystemsComputer, 1978