Logic synthesis of multilevel circuits with concurrent error detection
- 1 July 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 16 (7), 783-789
- https://doi.org/10.1109/43.644041
Abstract
This paper presents a procedure for synthesizing multilevel circuits with concurrent error detection. All errors caused by single stuck-at faults are detected using a parity-check code. The synthesis procedure (implemented in Stanford CRCs TOPS synthesis system) fully automates the design process, and reduces the cost of concurrent error detection compared with previous methods. An algorithm for selecting a good parity-check code for encoding the circuit outputs is described. Once the code has been selected, a new procedure called structure-constrained logic optimization is used to minimize the area of the circuit as much as possible while still using a circuit structure that ensures that single stuck-at faults cannot produce undetected errors. It is proven that the resulting implementation is path fault secure, and when augmented by a checker, forms a self-checking circuit. The actual layout areas required for self-checking implementations of benchmark circuits generated with the techniques described in this paper are compared with implementations using Berger codes, single-bit parity, and duplicate-and-compare. Results indicate that the self-checking multilevel circuits generated with the procedure described here are significantly more economicalKeywords
This publication has 15 references indexed in Scilit:
- Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Utilization of on-line (concurrent) checkers during built-in self-test and vice versaIEEE Transactions on Computers, 1996
- Design and synthesis of self-checking VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- The testability-preserving concurrent decomposition and factorization of Boolean expressionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Multilevel logic synthesisProceedings of the IEEE, 1990
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Self-Testing Embedded Parity CheckersIEEE Transactions on Computers, 1984
- Design of Totally Self-Checking Comparators with an Arbitrary Number of InputsIEEE Transactions on Computers, 1984
- Strongly Fault Secure Logic NetworksIEEE Transactions on Computers, 1978