Design For Degradation : CAD Tools for Managing Transistor Degradation Mechanisms
- 31 March 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 416-420
- https://doi.org/10.1109/isqed.2005.41
Abstract
We present a set of Computer-Aided-Design(CAD) tools to aid design of circuits in the presence of transistor degradation mechanisms. These CAD tools not only provide information on the circuit behavior due to degradation but also provide information on the degradation suffered by the individual components in the design and also provide design guidelines in the form of changes to the component parameters to bring down the degradation to specified values. These tools facilitate the designer during circuit design in the presence of degradation mechanisms like Hot Carrier Injection(HCI) and Negative Bias Temperature Insta-bility(NBTI).Keywords
This publication has 6 references indexed in Scilit:
- On the degradation of p-MOSFETs in analog and RF circuits under inhomogeneous negative bias temperature stressPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The impact of hot-electron degradation on CMOS analog subcircuit performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- How do hot carriers degrade n-channel MOSFETs?IEEE Circuits and Devices Magazine, 1995
- Hot-carrier-reliability design rules for translating device degradation to CMOS digital circuit degradationIEEE Transactions on Electron Devices, 1994
- Mechanism of negative-bias-temperature instabilityJournal of Applied Physics, 1991
- An integrated-circuit reliability simulator-RELYIEEE Journal of Solid-State Circuits, 1989