Scalable network-on-chip architecture for configurable neural networks
- 31 March 2011
- journal article
- Published by Elsevier BV in Microprocessors and Microsystems
- Vol. 35 (2), 152-166
- https://doi.org/10.1016/j.micpro.2010.08.005
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Connection-centric network for spiking neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A GALS Infrastructure for a Massively Parallel MultiprocessorIEEE Design & Test of Computers, 2007
- Edge of chaos and prediction of computational performance for neural circuit modelsNeural Networks, 2007
- Cost considerations in network on chipIntegration, 2004
- High-level power analysis for on-chip networksPublished by Association for Computing Machinery (ACM) ,2004
- Networks on chips: a new SoC paradigmComputer, 2002
- Orientation-selective aVLSI spiking neuronsNeural Networks, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Networks of spiking neurons: The third generation of neural network modelsNeural Networks, 1997
- Fat-trees: Universal networks for hardware-efficient supercomputingIEEE Transactions on Computers, 1985