Predictive sequential associative cache
- 23 December 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 244-253
- https://doi.org/10.1109/hpca.1996.501190
Abstract
In this paper we propose a cache design that provides the same miss rate as a two-way set associative cache, but with an access time closer to a direct-mapped cache. As with other designs, a traditional direct-mapped cache is conceptually partitioned into multiple banks, and the blocks in each set are probed, or examined, sequentially. Other designs either probe the set in a fixed order or add extra delay in the access path for all accesses. We use prediction sources to guide the cache examination, reducing the amount of searching and thus the average access latency. A variety of accurate prediction sources are considered, with some being available in early pipeline stages. We feel that our design offers the same or better performance and is easier to implement than previous designs.Keywords
This publication has 13 references indexed in Scilit:
- Column-associative Caches: A Technique For Reducing The Miss Rate Of Direct-mapped CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Inexpensive Implementations Of Set-AssociativityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Streamlining data cache access with fast address calculationACM SIGARCH Computer Architecture News, 1995
- Skewed associativity enhances performance predictabilityPublished by Association for Computing Machinery (ACM) ,1995
- ATOMPublished by Association for Computing Machinery (ACM) ,1994
- The Perfect Club Benchmarks: Effective Performance Evaluation of SupercomputersThe International Journal of Supercomputing Applications, 1989
- Achieving high instruction cache performance with an optimizing compilerPublished by Association for Computing Machinery (ACM) ,1989
- Cache performance of operating system and multiprogramming workloadsACM Transactions on Computer Systems, 1988
- Cache operations by MRU changeIEEE Transactions on Computers, 1988
- Cache design of a sub-micron CMOS system/370Published by Association for Computing Machinery (ACM) ,1987