Area-Power Efficient VLSI Implementation of Multichannel DWT for Data Compression in Implantable Neuroprosthetics
- 5 November 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Biomedical Circuits and Systems
- Vol. 1 (2), 128-135
- https://doi.org/10.1109/tbcas.2007.907557
Abstract
Time-frequency domain signal processing of neural recordings, from high-density microelectrode arrays implanted in the cortex, is highly desired to ease the bandwidth bottleneck associated with data transfer to extra-cranial processing units. Because of its energy compactness features, discrete wavelet transform (DWT) has been shown to provide efficient data compression for neural records without compromising the information content. This paper describes an area-power minimized hardware implementation of the lifting scheme for multilevel, multichannel DWT with quantized filter coefficients and integer computation. Performance tradeoffs and key design decisions for implantable neuroprosthetics are presented. A 32-channel 4-level version of the circuit has been custom designed in 0.18-mum CMOS and occupies only 0.22 mm2 area and consumes 76 muW of power, making it highly suitable for implantable neural interface applications requiring wireless data transfer.Keywords
This publication has 11 references indexed in Scilit:
- A Scalable Wavelet Transform VLSI Architecture for Real-Time Signal Processing in High-Density Intra-Cortical ImplantsIEEE Transactions on Circuits and Systems I: Regular Papers, 2007
- Area-Power Efficient Lifting-Based DWT Hardware for Implantable NeuroprostheticsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Comparison of Lifting and B-spline DWT Implementations for Implantable NeuroprostheticsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Systems Approach for Data Compression and Latency Reduction in Cortically Controlled Brain Machine InterfacesIEEE Transactions on Biomedical Engineering, 2006
- Augmenting Real-Time DSP in Implantable High-Density Neuroprosthetic DevicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- VLSI Architecture for Forward Discrete Wavelet Transform Based on B-spline FactorizationJournal of Signal Processing Systems, 2005
- A low-power SRAM using hierarchical bit line and local sense amplifiersIEEE Journal of Solid-State Circuits, 2005
- Efficient Architectures for 1-D and 2-D Lifting-Based Wavelet TransformsIEEE Transactions on Signal Processing, 2004
- Performance analysis of low-power 1-bit CMOS full adder cellsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- A Mathematical Theory of CommunicationBell System Technical Journal, 1948