Utilizing hard cores of modern FPGA devices for high-performance cryptography
- 11 February 2011
- journal article
- Published by Springer Science and Business Media LLC in Journal of Cryptographic Engineering
- Vol. 1 (1), 37-55
- https://doi.org/10.1007/s13389-011-0002-2
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Ultra High Performance ECC over NIST Primes on Commercial FPGAsLecture Notes in Computer Science, 2007
- How to Maximize the Potential of FPGA Resources for Modular ExponentiationLecture Notes in Computer Science, 2007
- High-speed hardware implementations of Elliptic Curve Cryptography: A surveyJournal of Systems Architecture, 2007
- AES on FPGA from the Fastest to the SmallestLecture Notes in Computer Science, 2005
- An FPGA implementation of a GF(p) ALU for encryption processorsMicroprocessors and Microsystems, 2004
- A scalable dual-field elliptic curve cryptographic processorIEEE Transactions on Computers, 2003
- Very Compact FPGA Implementation of the AES AlgorithmLecture Notes in Computer Science, 2003
- High-radix Montgomery modular exponentiation on reconfigurable hardwareIEEE Transactions on Computers, 2001
- A public key cryptosystem and a signature scheme based on discrete logarithmsIEEE Transactions on Information Theory, 1985
- New directions in cryptographyIEEE Transactions on Information Theory, 1976