An optimization technique for the design of multiple valued PLA's
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 43 (1), 118-122
- https://doi.org/10.1109/12.250617
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- MIS-MV: optimization of multi-level logic with multiple-values inputsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Symbolic minimization of multilevel logic and the input encoding problemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Minimization algorithms for multiple-valued programmable logic arraysIEEE Transactions on Computers, 1991
- Quaternary logic circuits in 2- mu m CMOS technologyIEEE Journal of Solid-State Circuits, 1990
- On the optimal design of multiple-valued PLAsIEEE Transactions on Computers, 1989
- Multiple-valued logic and optimization of programmable logic arraysComputer, 1988
- A multiplier chip with multiple-valued bidirectional current-mode logic circuitsComputer, 1988
- The design of decoders for Q-valued logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984
- Input Variable Assignment and Output Phase Optimization of PLA'sIEEE Transactions on Computers, 1984