Conserving network processor power consumption by exploiting traffic variability
- 1 March 2007
- journal article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Architecture and Code Optimization
- Vol. 4 (1)
- https://doi.org/10.1145/1216544.1216547
Abstract
Network processors (NPs) have emerged as successful platforms for providing both high performance and flexibility in building powerful routers. Typical NPs incorporate multiprocessing and multithreading to achieve maximum parallel processing capabilities. We observed that under low incoming traffic rates, processing elements (PEs) in an NP are idle for most of the time but still consume dynamic power. This paper develops a low-power technique to reduce the activities of PEs in accordance with the varying traffic volume. We propose to monitor the average number of idle threads in a time window, and gate off the clock signals to unnecessary PEs when a subset of PEs is enough to handle the network traffic. We solve the difficulties arising from clock gating the PEs, such as redirecting network packets, determining the thresholds of turning on/off PEs, and avoiding unnecessary packet loss. Our technique brings significant reduction in power consumption of NPs with no packet loss and little impact on overall throughput.Keywords
This publication has 16 references indexed in Scilit:
- Microarchitecture-level leakage reduction with data retentionIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
- A Case for Clumsy Packet ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Mitigating Amdahl’s Law through EPI ThrottlingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- NePSim: a network processor simulator with a power evaluation frameworkIEEE Micro, 2004
- Combining compiler and runtime IPC predictions to reduce energy in next generation architecturesPublished by Association for Computing Machinery (ACM) ,2004
- A case for run-time adaptation in packet processing systemsACM SIGCOMM Computer Communication Review, 2004
- Efficient use of memory bandwidth to improve network processor throughputPublished by Association for Computing Machinery (ACM) ,2003
- A clock power model to evaluate impact of architectural and technology optimizationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Increasing power efficiency of multi-core network processors through data filteringPublished by Association for Computing Machinery (ACM) ,2002
- WattchPublished by Association for Computing Machinery (ACM) ,2000