"Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC
- 5 December 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (12), 2437-2445
- https://doi.org/10.1109/jssc.2005.856291
Abstract
Self-calibration in approximately 10 000 conversions is demonstrated in a 16-bit, 1-MS/s algorithmic analog-to-digital converter (ADC). Continuous digital background calibration is enabled by introduction of a "split ADC" architecture, in which the die area of a single ADC design is split into two independent converters, each converting the same input signal. The two independent outputs are averaged to produce the ADC output code. The difference of the two outputs provides information for the background calibration process. Since both ADCs convert the same input, when correctly calibrated their outputs should be equal and the difference should be zero. Any nonzero difference provides information to an error estimation process which adjust calibration parameters in each ADC. For the specific realization of an algorithmic ADC described in this paper, a multiple residue mode amplifier is used to ensure different decision trajectories and provide valid calibration information. The analog sub-system of the ADC is implemented in 0.25-/spl mu/m CMOS, consumes 105 mW, and has a die size of 1.2 mm /spl times/ 1.4 mm.Keywords
This publication has 11 references indexed in Scilit:
- A split-ADC architecture for deterministic digital background calibration of a 16b 1MS/s ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital ConvertersIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A 96 dB SFDR 50 MS/s digitally enhanced CMOS pipeline A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 12 b 75 MS/s pipelined ADC using open-loop residue amplificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Background calibration techniques for multistage pipelined ADCs with digital redundancyIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDRIEEE Journal of Solid-State Circuits, 2000
- Digital cancellation of D/A converter noise in pipelined A/D convertersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADCIEEE Journal of Solid-State Circuits, 1994
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990