Microarchitecture optimizations for exploiting memory-level parallelism
- 13 November 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Runahead execution: an alternative to very large instruction windows for out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Enhancing memory level parallelism via recovery-free value predictionPublished by Association for Computing Machinery (ACM) ,2003
- Highly accurate data value prediction using hybrid predictorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speculative data-driven multithreadingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speculative precomputation: long-range prefetching of delinquent loadsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Slice-processorsPublished by Association for Computing Machinery (ACM) ,2001
- Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processorsPublished by Association for Computing Machinery (ACM) ,2001
- Performance of database workloads on shared-memory systems with out-of-order processorsPublished by Association for Computing Machinery (ACM) ,1998
- Improving data cache performance by pre-executing instructions under a cache missPublished by Association for Computing Machinery (ACM) ,1997
- Hitting the memory wallACM SIGARCH Computer Architecture News, 1995