Built-In Soft Error Resilience for Robust System Design
- 1 May 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Built-in soft error resilience (BISER) is an architecture-aware circuit design technique for correcting soft errors in latches, flip-flops and combinational logic. BISER enables more than an order of magnitude reduction in chip-level soft error rate with minimal area impact, 6-10% chip-level power impact, and 1-5% performance impact (depending on whether combinational logic error correction is implemented or not). In comparison, several traditional error-detection techniques introduce 40-100% power, performance and area penalties, and require significant efforts for designing and validating corresponding recovery mechanisms. In addition, BISER enables system design with configurable soft error protection features. Such features are extremely important for future designs targeting applications with a wide range of power, performance and reliability constraints. Design trade-offs associated with BISER and other existing soft error protection techniques are also analyzed.Keywords
This publication has 17 references indexed in Scilit:
- Logic soft errors a major barrier to robust platform designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Timing Vulnerability Factors of SequentialsIEEE Transactions on Device and Materials Reliability, 2004
- Commercial fault tolerance: a tale of two systemsIEEE Transactions on Dependable and Secure Computing, 2004
- A systematic approach to SER estimation and solutionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detailed design and evaluation of redundant multi-threading alternativesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Selective node engineering for chip-level soft error rate improvement [in CMOS]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Control-flow checking by software signaturesIEEE Transactions on Reliability, 2002
- Error detection by duplicated instructions in super-scalar processorsIEEE Transactions on Reliability, 2002
- Dependable computing and online testing in adaptive and configurable systemsIEEE Design & Test of Computers, 2000
- Upset hardened memory design for submicron CMOS technologyIEEE Transactions on Nuclear Science, 1996