Low power parallel multipliers
- 24 December 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Optimizing multipliers for WSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comparative study of switching activity reduction techniques for design of low-power multipliersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- General algorithms for a simplified addition of 2's complement numbersIEEE Journal of Solid-State Circuits, 1995
- High-throughput and low-power DSP using clocked-CMOS circuitryPublished by Association for Computing Machinery (ACM) ,1995
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961