Integration Trends in Monolithic Power ICs: Application and Technology Challenges
- 30 May 2016
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 51 (9), 1965-1974
- https://doi.org/10.1109/jssc.2016.2566612
Abstract
This paper highlights the general trend towards further monolithic integration in power applications by enabling power management and interfacing solutions in advanced CMOS nodes. The need to combine high-density digital circuits, power-management circuits, and robust interfaces in a single technology platform requires the development of additional process options on top of baseline CMOS. Examples include high-voltage devices, devices to enable area-efficient ESD protection, and integrated capacitors and inductors with high quality factors. The use of bipolar devices in these technologies for protection and control purposes in power applications is also addressed.Keywords
This publication has 38 references indexed in Scilit:
- Synthesis of switched-capacitor power converters: An iterative algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A battery-connected 24-ratio switched capacitor PMIC achieving 95.5%-efficiencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A 0.45–1 V Fully-Integrated Distributed Switched Capacitor DC-DC Converter With High Density MIM Capacitor in 22 nm Tri-Gate CMOSIEEE Journal of Solid-State Circuits, 2014
- Design optimization of field-plate assisted RESURF devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Integrated BiCMOS Control Circuits for High-Performance DC–DC Boost ConverterIEEE Transactions on Power Electronics, 2012
- From battery modeling to Battery ManagementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Ultrahigh Capacitance Density for Multiple ALD-Grown MIM Capacitor Stacks in 3-D SiliconIEEE Electron Device Letters, 2008
- Innovative lateral field plates by gate fingers on STI regions in deep submicron CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Overview and Design of Mixed-Voltage I/O Buffers With Low-Voltage Thin-Oxide CMOS TransistorsIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- Dielectric resurf: breakdown voltage control by STI layout in standard CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006