A Highly Efficient VLSI Architecture for H.264/AVC CAVLC Decoder
- 18 December 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Multimedia
- Vol. 10 (1), 31-42
- https://doi.org/10.1109/tmm.2007.911299
Abstract
In this paper, an efficient algorithm is proposed to improve the decoding efficiency of the context-based adaptive variable length coding (CAVLC) procedure. Due to the data dependency among symbols in the decoding flow, the CAVLC decoder requires large computation time, which dominates the overall decoder system performance. To expedite its decoding speed, the critical path in the CAVLC decoder is first analyzed and then reduced by forwarding the adaptive detection for succeeding symbols. With a shortened critical path, the CAVLC architecture is further divided into two segments, which can be easily implemented by a pipeline structure. Consequently, the overall performance is effectively improved. In the hardware implementation, a low power combined LUT and single output buffer have been adopted to reduce the area as well as power consumption without affecting the decoding performance. Experimental results show that the proposed architecture surpassing other recent designs can approximately reduce power consumption by 40% and achieve three times decoding speed in comparison to the original decoding procedure suggested in the H.264 standard. The maximum frequency can be larger than 210 MHz, which can easily support the real-time requirement for resolutions higher than the HD1080 format.Keywords
This publication has 14 references indexed in Scilit:
- High Performance VLSI Architecture Design for H.264 CAVLC DecoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Novel Low-Cost High-Performance VLSI Architecture for MPEG-4 AVC/H.264 CAVLC DecodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Multiple-symbol parallel decoding for variable length codesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- Optimal Huffman Coding of DCT BlocksIEEE Transactions on Circuits and Systems for Video Technology, 2004
- A VLSI architecture design of CAVLC decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new approach of group-based VLC codec system with full table programmabilityIEEE Transactions on Circuits and Systems for Video Technology, 2001
- Huffman coding of DCT coefficients using dynamic codeword assignment and adaptive codebook selectionSignal Processing: Image Communication, 1998
- Design and hardware implementation of a memory efficient Huffman decodingIEEE Transactions on Consumer Electronics, 1994
- Programmable and parallel variable-length decoder for video systemsIEEE Transactions on Consumer Electronics, 1993
- An entropy coding system for digital HDTV applicationsIEEE Transactions on Circuits and Systems for Video Technology, 1991