Damascene stud local interconnect in CMOS technology
- 1 January 1992
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 301-304
- https://doi.org/10.1109/iedm.1992.307365
Abstract
Localized interconnects are key to reducing the cell size of SRAMs as well as providing improved densities for logic circuits. A planar local interconnect featuring a damascene W stud metallurgy is described. Features of the damascene process include borderless contacts to both wordlines and diffusion, contact to the local interconnect, reduced topography, and low resistivity. The borderless contact feature is accomplished by incorporation of an etch stop. Chemical-mechanical polishing is used to planarize the dielectric passivation and W fills.Keywords
This publication has 4 references indexed in Scilit:
- A four-level-metal fully planarized interconnect technology for dense high performance logic and SRAM applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-resistance CVD W plug on Ti silicide for advance CMOS applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Chemical Vapor Deposition of Tungsten (CVD W) as Submicron Interconnection and Via StudJournal of the Electrochemical Society, 1989
- Self-aligned contact schemes for source-drains in submicron devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987