Improving evolutionary exploration to area-time optimization of FPGA designs
- 30 November 2008
- journal article
- Published by Elsevier BV in Journal of Systems Architecture
- Vol. 54 (11), 1046-1057
- https://doi.org/10.1016/j.sysarc.2008.04.010
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Unified Incremental Physical-Level and High-Level SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007
- An Evolutionary Approach to Area-Time Optimization of FPGA designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Comparison of Multiobjective Evolutionary Algorithms: Empirical ResultsEvolutionary Computation, 2000
- A Fast Elitist Non-dominated Sorting Genetic Algorithm for Multi-objective Optimization: NSGA-IILecture Notes in Computer Science, 2000
- A unified formal model of ISA and FSMDPublished by Association for Computing Machinery (ACM) ,1999
- Recent developments in high-level synthesisACM Transactions on Design Automation of Electronic Systems, 1997
- A new symbolic technique for control-dependent schedulingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Data path synthesisIntegration, 1994
- A formal approach to the scheduling problem in high level synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- A linear program driven scheduling and allocation method followed by an interconnect optimization algorithmPublished by Association for Computing Machinery (ACM) ,1990