The iSLIP scheduling algorithm for input-queued switches
- 1 April 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE/ACM Transactions on Networking
- Vol. 7 (2), 188-201
- https://doi.org/10.1109/90.769767
Abstract
No abstract availableThis publication has 29 references indexed in Scilit:
- High-performance multiqueue buffers for VLSI communication switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A broadband packet switch architecture with input and output queueingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Symmetric crossbar arbiters for VLSI communication switchesIEEE Transactions on Parallel and Distributed Systems, 1993
- A calculus for network delay. I. Network elements in isolationIEEE Transactions on Information Theory, 1991
- Optimum architecture for input queuing ATM switchesElectronics Letters, 1991
- Neural network architecture for crossbar switch controlIEEE Transactions on Circuits and Systems, 1991
- Performance of packet switches with input and output queueingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A Markov Modulated Characterization of Packetized Voice and Data Traffic and Related Statistical Multiplexer PerformanceIEEE Journal on Selected Areas in Communications, 1986
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983
- An $n^{5/2} $ Algorithm for Maximum Matchings in Bipartite GraphsSIAM Journal on Computing, 1973