Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations
- 5 September 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 23 (9), 1604-1615
- https://doi.org/10.1109/tvlsi.2014.2350073
Abstract
Phase change memory (PCM) has a write endurance problem. This problem is exacerbated due to endurance variations (EVs) when using advanced process technology (e.g., sub-20 nm), where PCM is expected to provide scaling benefits over dynamic random access memory (RAM). Wear leveling can solve this problem by dynamically changing the mapping from memory addresses to PCM physical addresses such that all PCM cells are evenly written, thereby extending the effective lifetime of such devices. PCM permits fine-grained writes, i.e., even bit level updates are allowed. To allow fine-grained wear leveling, this capability must be exploited. However, previous wear leveling approaches do not fully exploit fine-grained writes since fine-grained writes cause them to suffer from high data copy (called swap) overhead for address remapping, and/or high area and runtime overhead for the management of write frequency and address mapping information. This paper proposes a dynamic wear leveling method for PCMs that addresses all of these issues. The method: 1) uses bloom filters to enable low-cost write counters for fine-grained writes and 2) exploits the EV of PCM cells to avoid mapping hot data onto weak cells. To improve the effectiveness of the bloom filters, dynamic bloom filter management (write counts, hash functions, and write counter thresholds) and hot-cold address lists are used. The proposed method was evaluated using simulations and a hardware implementation. Using a small amount of PCM capacity overhead (0.3%), the proposed method extended the lifetime of a PCM device by 2.8-4.6 times over the existing methods when there were significant EVs.Keywords
This publication has 18 references indexed in Scilit:
- VAWOMPublished by Association for Computing Machinery (ACM) ,2013
- VISA synthesis: Variation-aware Instruction Set Architecture synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- PCM-FTL: A Write-Activity-Aware NAND Flash Memory Management Scheme for PCM-Based Embedded SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Practical and secure PCM systems by online detection of malicious write streamsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Security refreshPublished by Association for Computing Machinery (ACM) ,2010
- Characterizing and mitigating the impact of process variations on phase change based memory systemsPublished by Association for Computing Machinery (ACM) ,2009
- Architecting phase change memory as a scalable dram alternativePublished by Association for Computing Machinery (ACM) ,2009
- A durable and energy efficient main memory using phase change memory technologyPublished by Association for Computing Machinery (ACM) ,2009
- VARIUS: A Model of Process Variation and Resulting Timing Errors for MicroarchitectsIEEE Transactions on Semiconductor Manufacturing, 2008
- Algorithms and data structures for flash memoriesACM Computing Surveys, 2005