A 1.25-gb/s burst-mode receiver for GPON applications
- 2 May 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (5), 1180-1189
- https://doi.org/10.1109/jssc.2005.845984
Abstract
This paper presents a 1.25-Gb/s burst-mode receiver (BMRx) for upstream transmission over gigabit passive optical networks (G-PONs). The dc-coupled receiver uses a unique arrangement of three limiting amplifiers to convert the bursty input signal to a current mode logic output signal while rejecting the dc offset from a preceding transimpedance amplifier. Peak detectors extract a decision threshold from a sequence of 12 successive nonreturn-to-zero (NRZ) 1's and 12 successive NRZ 0's received at the beginning of each packet. Automatic compensation of the remaining offsets of the BMRx is performed digitally via digital-to-analog converters. The chip was designed in a 0.35-/spl mu/m SiGe BiCMOS process. The receiver contains an APD with a gain of 6 and a transimpedance amplifier and shows a sensitivity of -32.8 dBm and a dynamic range of 23.8 dB. A sensitivity penalty of 2.2 dB is incurred when a packet with average optical power of -9 dBm precedes the packet under consideration, the guard time between the packets being 25.6 ns. The BMRx includes activity detection circuitry, capable of quickly detecting average optical levels as low as -35.5 dBm. The performed measurements prove that the receiver meets the G-PON physical media dependent layer specification defined in ITU-T Recommendation G.984.2.Keywords
This publication has 15 references indexed in Scilit:
- DC-coupled burst-mode transmitter for 1.25 Gbit∕s upstream PONElectronics Letters, 2004
- Sensitivity penalty calculation for burst-mode receivers using avalanche photodiodesJournal of Lightwave Technology, 2003
- A 156-Mb/s CMOS optical receiver for burst-mode transmissionIEEE Journal of Solid-State Circuits, 1998
- A BiCMOS limiting amplifier for SONET OC-3IEEE Journal of Solid-State Circuits, 1996
- Monolithic AGC loop for a 160 Mb/s transimpedance amplifierIEEE Journal of Solid-State Circuits, 1996
- A silicon-bipolar amplifier for 10 Gbit/s with 45 dB gainIEEE Journal of Solid-State Circuits, 1994
- High-speed, burst-mode, packet-capable optical receiver and instantaneous clock recovery for optical bus operationJournal of Lightwave Technology, 1994
- A very high-frequency CMOS complementary folded cascode amplifierIEEE Journal of Solid-State Circuits, 1994
- Bipolar high-gain limiting amplifier IC for optical-fiber receivers operating up to 4 Gbit/sIEEE Journal of Solid-State Circuits, 1987
- A monolithic peak detectorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980