A 30 Year Retrospective on Dennard's MOSFET Scaling Paper
- 1 January 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Solid-State Circuits Society Newsletter
- Vol. 12 (1), 11-13
- https://doi.org/10.1109/n-ssc.2007.4785534
Abstract
The MOSFET scaling principles for obtaining simultaneous improvements in transistor density, switching speed, and power dissipation described by Robert H. Dennard and others in "Design of Ion-implanted MOSFETs with Very Small Physical Dimensions" (1974 ) became a roadmap for the semiconductor industry to provide systematic and predictable transistor improvements. New technology generations emerging approximately every three years during the 1970's and 1980's and appearing every other year starting in the mid-1990's, promise to continue although we face growing challenges.Keywords
This publication has 5 references indexed in Scilit:
- A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm/sub 2/ SRAM cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- CMOS devices below 0.1 μm: how high will performance go?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interconnect scaling-the real limiter to high performance ULSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974