Distributed and low-power synchronization architecture for embedded multiprocessors
- 19 October 2008
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed architecture effectively implements the queued-lock semantics in a completely distributed way. The proposed approach to synchronization implementation not only completely eliminates the overwhelming bus contention traffic when multiple cores compete for a synchronization variable, but also achieves very high energy efficiency as the local synchronization controller can efficiently determine, without any bus transactions or local cache spinning, the exact timing of when the lock is made available to the local processor. Application-specific information regarding synchronization variables in the local task is exploited in implementing the distributed synchronization protocol. The local synchronization controllers enable the system software or the thread library to implement various low-power policies, such as disabling the cache accesses or even completely powering down the local processor while waiting for a synchronization variable.Keywords
This publication has 8 references indexed in Scilit:
- Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platformsPublished by Association for Computing Machinery (ACM) ,2007
- Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCsPublished by Association for Computing Machinery (ACM) ,2007
- On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessorsPublished by Association for Computing Machinery (ACM) ,2007
- Efficient Synchronization for Embedded On-Chip MultiprocessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- The M5 Simulator: Modeling Networked SystemsIEEE Micro, 2006
- The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory MultiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A system-on-a-chip lock cache with task preemption supportPublished by Association for Computing Machinery (ACM) ,2001
- SPLASHACM SIGARCH Computer Architecture News, 1992