Study on Heat Conduction in a Simulated Multicore Processor Chip—Part I: Analytical Modeling
- 28 March 2013
- journal article
- research article
- Published by ASME International in Journal of Electronic Packaging
- Vol. 135 (2), 021002
- https://doi.org/10.1115/1.4023291
Abstract
A system of temperature calculations is developed to study the conditions leading to hot spot occurrence on multicore processor chips. The analysis is performed on a physical model which incorporates certain salient features of multicore processor. The model has active and background cells laid out in a checkered pattern, and the pattern repeats itself in fine grain active cells. The die has a buried dioxide and a wiring layer stacked on the die body, and heat sources are placed at the wiring layer/buried oxide interface. With this model we explore the effects of various parameters on the target spot temperature. The parameters are the die dimensions, the materials' thermal conductivities, the effective heat transfer coefficients on the die surfaces, the power map, and the spatial resolution with which we view the power and temperature distributions on the die. Closed-form analytical solutions are derived and used to examine the roles of these parameters in creating hot spots. The present paper reports the details of mathematical formulations and steps of temperature calculation. The results for a particular example case are included to illustrate what can be learned from the calculations.Keywords
This publication has 42 references indexed in Scilit:
- Experimental and analytical study on chip hot spot temperatureInternational Journal of Heat and Mass Transfer, 2011
- Floorplanning for low power IC design considering temperature variationsMicroelectronics Journal, 2011
- How to Estimate Heat Spreading Effects in PracticeJournal of Electronic Packaging, 2010
- Multi-Objective Optimization to Improve Both Thermal and Device Performance of a Nonuniformly Powered Micro-ArchitectureJournal of Electronic Packaging, 2010
- On-chip thermal optimisation by whitespace reallocation using a constrained particle-swarm optimisation algorithmIET Circuits, Devices & Systems, 2010
- On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC DesignIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2005
- A transient self-adaptive technique for modeling thermal problems with large variations in physical scalesInternational Journal of Heat and Mass Transfer, 2004
- ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chipsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Peak temperature in high-power chipsIEEE Transactions on Electron Devices, 1990
- Spreading Resistance in Cylindrical Semiconductor DevicesJournal of Applied Physics, 1960