Design considerations in scaled SONOS nonvolatile memory devices
- 1 January 2001
- journal article
- Published by Elsevier BV in Solid-State Electronics
- Vol. 45 (1), 113-120
- https://doi.org/10.1016/s0038-1101(00)00232-x
Abstract
No abstract availableThis publication has 28 references indexed in Scilit:
- Charge retention of scaled SONOS nonvolatile memory devices at elevated temperaturesSolid-State Electronics, 2000
- Reliability considerations in scaled SONOS nonvolatile memory devicesSolid-State Electronics, 1999
- Electrical and physical characterization of deuterium sinter on submicron devicesApplied Physics Letters, 1998
- Cryogenic UHV-STM Study of Hydrogen and Deuterium Desorption from Si(100)Physical Review Letters, 1998
- Scaling of multidielectric nonvolatile SONOS memory structuresSolid-State Electronics, 1994
- Design and scaling of a SONOS multidielectric device for nonvolatile memory applicationsIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1994
- Charge retention in scaled SONOS nonvolatile semiconductor memory devices—Modeling and characterizationSolid-State Electronics, 1993
- New scaling guidelines for MNOS nonvolatile memory devicesIEEE Transactions on Electron Devices, 1991
- Charge transport and storage of low programming voltage SONOS/MONOS memory devicesSolid-State Electronics, 1990
- Effects of a high-temperature hydrogen anneal on the memory retention of metal-nitride-oxide-silicon transistors at elevated temperaturesJournal of Applied Physics, 1981