Models and formal verification of multiprocessor system-on-chips
- 18 July 2008
- journal article
- Published by Elsevier BV in The Journal of Logic and Algebraic Programming
- Vol. 77 (1-2), 1-19
- https://doi.org/10.1016/j.jlap.2008.05.002
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- A SystemC-Based Design Methodology for Digital Signal Processing SystemsEURASIP Journal on Embedded Systems, 2007
- Scheduling with timed automataTheoretical Computer Science, 2006
- Abstract rtos modeling for embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- CHARMED: a multi-objective co-synthesis framework for multi-mode embedded systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A Tutorial on UppaalLecture Notes in Computer Science, 2004
- Timed Automata with Asynchronous Processes: Schedulability and DecidabilityLecture Notes in Computer Science, 2002
- TIMES b— A Tool for Modelling and Implementation of Embedded SystemsLecture Notes in Computer Science, 2002
- Verification of the legOS Scheduler using UppaalElectronic Notes in Theoretical Computer Science, 2000
- A theory of timed automataTheoretical Computer Science, 1994
- Bounds on Multiprocessing Timing AnomaliesSIAM Journal on Applied Mathematics, 1969