Algorithms for low power and high speed FIR filter realization using differential coefficients
- 1 June 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 44 (6), 488-497
- https://doi.org/10.1109/82.592582
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Synthesis of low power linear DSP circuits using activity metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms for low power FIR filter realization using differential coefficientsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Coefficient optimization for low power realization of FIR filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Use of minimum-adder multiplier blocks in FIR digital filtersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
- A low-power, area-efficient digital filter for decimation and interpolationIEEE Journal of Solid-State Circuits, 1994
- Circuit activity based logic synthesis for low power reliable operationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Optimization of canonic signed digit multipliers for filter designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991