A systolic, linear-array multiplier for a class of right-shift algorithms
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 43 (8), 892-898
- https://doi.org/10.1109/12.295851
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Fast implementations of RSA cryptographyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-radix modular multiplication for cryptosystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Systolic modular multiplicationIEEE Transactions on Computers, 1993
- An Algorithm for Exact DivisionJournal of Symbolic Computation, 1993
- Modular Multiplication Without Trial DivisionMathematics of Computation, 1985
- Methods and Applications of Error-Free ComputationPublished by Springer Science and Business Media LLC ,1984
- Some schemes for fast serial input multipliersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Finite segmentp-adic number systems with applications to exact computationProceedings of the Indian Academy of Sciences - Section A, 1975
- A One-Dimensional Real-Time Iterative MultiplierIEEE Transactions on Electronic Computers, 1965