ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs
- 18 August 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 33 (9), 1342-1355
- https://doi.org/10.1109/tcad.2014.2329419
Abstract
In this paper a simulator of soft errors (SEUs) in the configuration memory of SRAM-based FPGAs is presented. The simulator, named ASSESS, adopts fault models for SEUs affecting the configuration bits controlling both logic and routing resources that have been demonstrated to be much more accurate than classical fault models adopted by academic and industrial fault simulators currently available. The simulator permits the propagation of faulty values to be traced in the circuit, thus allowing the analysis of the faulty circuit not only by observing its output, but also by studying fault activation and error propagation. ASSESS has been applied to several designs, including the miniMIPS microprocessor, chosen as a realistic test case to evaluate the capabilities of the simulator. The ASSESS simulations have been validated comparing their results with a fault injection campaign on circuits from the ITC'99 benchmark, resulting in an average error of only 0.1%.Keywords
This publication has 22 references indexed in Scilit:
- GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAsJournal of Systems Architecture, 2013
- Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Failure probability of SRAM-FPGA systems with Stochastic Activity NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The Mobius framework and its implementationIEEE Transactions on Software Engineering, 2002
- The Mobius modeling toolPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RT-level ITC'99 benchmarks and first ATPG resultsIEEE Design & Test of Computers, 2000
- A Unified Approach for Specifying Measures of Performance, Dependability and PerformabilityPublished by Springer Science and Business Media LLC ,1991
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966