Hardware implementation of the RC4 stream cipher
- 5 January 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
- In this paper, an efficient hardware implementation of the RC4 stream-cipher is proposed. In contrary to previous designs, which support only fixed length key, the proposed implementation integrates in the same hardware module an 8-bit up to ,128-bit key length capability. Independently of the key length, the proposed VLSI implementation achieves a data ,throughput up to 22 MBytes/sec in a maximum,frequency of 64 MHz. The whole design was captured by using VHDL language and a FPGA device was used for the hardware implementation of the architecture. A detailed analysis, in terms of performance, and covered area isshow n.Keywords
This publication has 3 references indexed in Scilit:
- Handbook of Applied CryptographyPublished by Informa UK Limited ,2018
- A massively parallel RC4 key search enginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast software encryption: Designing encryption algorithms for optimal software speed on the Intel Pentium processorLecture Notes in Computer Science, 1997