Efficient Hardware Architecture of SHA-256 Algorithm for Trusted Mobile Computing
- 1 January 2009
- book chapter
- conference paper
- Published by Springer Science and Business Media LLC
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Multi-mode operator for SHA-2 hash functionsJournal of Systems Architecture, 2007
- Optimisation of the SHA-2 Family of Hash Functions on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Improving SHA-2 Hardware ImplementationsLecture Notes in Computer Science, 2006
- Implementation of the SHA-2 Hash Family Standard Using FPGAsThe Journal of Supercomputing, 2005
- ASIC hardware focused comparison for hash functions MD5, RIPEMD-160, and SHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A hardware implementation of MD4-family hash algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient implementation of hash function processor for IPSECPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512Lecture Notes in Computer Science, 2002
- An FPGA Based SHA-256 ProcessorLecture Notes in Computer Science, 2002
- Securing wireless dataPublished by Association for Computing Machinery (ACM) ,2002