Multi-silicon ridge nanofabrication by repeated edge lithography
- 13 July 2009
- journal article
- Published by IOP Publishing in Nanotechnology
- Vol. 20 (31), 315305
- https://doi.org/10.1088/0957-4484/20/31/315305
Abstract
We present a multi-Si nanoridge fabrication scheme and its application in nanoimprint lithography (NIL). Triple Si nanoridges approximately 120 nm high and 40 nm wide separated by 40 nm spacing are fabricated and successfully applied as a stamp in nanoimprint lithography. The fabrication scheme, using a full-wet etching procedure in combination with repeated edge lithography, consists of hot H(3)PO(4) acid SiN(x) retraction etching, 20% KOH Si etching, 50% HF SiN(x) retraction etching and LOCal Oxidation of Silicon (LOCOS). Si nanoridges with smooth vertical sidewalls are fabricated by using Si 110 substrates and KOH etching. The presented technology utilizes a conventional photolithography technique, and the fabrication of multi-Si nanoridges on a full wafer scale has been demonstrated.Keywords
This publication has 22 references indexed in Scilit:
- Sub-10nm silicon ridge nanofabrication by advanced edge lithography for NIL applicationsMicroelectronic Engineering, 2009
- The multi-spacer patterning technique: a non-lithographic technique for terascale integrationSemiconductor Science and Technology, 2008
- Uniformity analysis of wafer scale sub-25nm wide nanowire array nanoimprint mold fabricated by PEDAL processMicroelectronic Engineering, 2007
- Deposition thickness based high-throughput nano-imprint templateMicroelectronic Engineering, 2007
- Spacer defined FinFET: Active area patterning of sub-20nm fins with high densityMicroelectronic Engineering, 2007
- Fabrication of wafer scale, aligned sub-25nm nanowire and nanowire templates using planar edge defined alternate layer processPhysica E: Low-dimensional Systems and Nanostructures, 2005
- A hybrid approach to nanoelectronicsNanotechnology, 2005
- New Approaches to Nanofabrication: Molding, Printing, and Other TechniquesChemical Reviews, 2005
- A spacer patterning technology for nanoscale CMOSIEEE Transactions on Electron Devices, 2002
- A new edge-defined approach for submicrometer MOSFET fabricationIEEE Electron Device Letters, 1981