A ratio-independent algorithmic analog-to-digital conversion technique
- 1 December 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (6), 828-836
- https://doi.org/10.1109/jssc.1984.1052233
Abstract
An algorithmic analog-to-digital conversion technique is described which is capable of achieving high-resolution conversion without the use of matched capacitors in an MOS technology. The exact integral multiplication of the signal required by the conversion is realized through an algorithmic circuit method which involves charge summing with an MOS integrator and exchange of capacitors. A first-order cancellation of the charge injection effect from MOS transistor switches is attained with a combination of differential circuit implementation and an optimum timing scheme. An experimental prototype has been fabricated with a standard 5-/spl mu/m n-well CMOS process. It achieves 12-bit resolution at a sampling rate of 8 kHz. The analog chip area measures 2400 mils/SUP 2/.Keywords
This publication has 7 references indexed in Scilit:
- A self-calibrating 15 bit CMOS A/D converterIEEE Journal of Solid-State Circuits, 1984
- Full-speed testing of A/D convertersIEEE Journal of Solid-State Circuits, 1984
- A low-noise chopper-stabilized differential switched-capacitor filtering techniqueIEEE Journal of Solid-State Circuits, 1981
- A 12b A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- An eight-channel 8 bit microprocessor compatible NMOS D/A converter with programmable scalingIEEE Journal of Solid-State Circuits, 1980
- An algorithmic analog-to-digital converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1977
- A high precision component-tolerant ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975