A fast parallel multiplier-accumulator using the modified Booth algorithm
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 47 (9), 902-908
- https://doi.org/10.1109/82.868458
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Efficient systolic implementation of fixed-point state-space digital filterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Systolic implementation of linear-phase FIR filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI array processors for linear-phase FIR filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of novel serial-parallel inner-product processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Overflow handling in inner-product processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new inner-product processor for FIR filter implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed area-efficient inner-product processorCanadian Journal of Electrical and Computer Engineering, 1994
- A 54*54-b regularly structured tree multiplierIEEE Journal of Solid-State Circuits, 1992
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- A Two's Complement Parallel Array Multiplication AlgorithmIEEE Transactions on Computers, 1973