Design of a parallel vector access unit for SDRAM memory systems
- 7 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Increasing the Number of Strides for Conflict-free Vector AccessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Command vector memory systems: high performance at low costPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Access ordering and memory-conscious cache utilizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Access order to avoid inter-vector-conflicts in complex memory systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impulse: building a smarter memory controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Design and evaluation of dynamic access ordering hardwarePublished by Association for Computing Machinery (ACM) ,1996
- Performance of cached DRAM organizations in vector supercomputersPublished by Association for Computing Machinery (ACM) ,1993
- Code generation for streaming: an access/execute mechanismPublished by Association for Computing Machinery (ACM) ,1991
- A set of level 3 basic linear algebra subprogramsACM Transactions on Mathematical Software, 1990