DVAS: Dynamic Voltage Accuracy Scaling for increased energy-efficiency in approximate computing
- 1 July 2015
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A wide variety of existing and emerging applications in recognition, mining and synthesis and machine-to-human interactions tolerate small errors or deviations in their computational results. Digital systems can exploit this error tolerance to increase their energy efficiency, which is crucial in high performance wearable electronics and in emerging low power systems for the internet-of-things. A dynamic energy-accuracy trade-off brings an extra degree of freedom for system level power management. We introduce the concept of Dynamic Voltage Accuracy Scaling and illustrate its analogy to Dynamic Voltage Frequency Scaling. Dynamic Voltage Accuracy Scaling proves to have higher energy gains at most output qualities compared to other approximate computing alternatives. This work further generalizes the Dynamic Voltage Accuracy Scaling concept to pipelined structures and quantifies its energy overhead. Shallow pipelined multipliers with two to four dynamic accuracy modes can be supported with limited (<; 10-20%) overhead, resulting in significant energy savings of up to 90% or more for less than 2% mean error. DVAS is finally applied to a JPEG image processing application, demonstrating large system level gains without noticeable impact to user or application.Keywords
This publication has 11 references indexed in Scilit:
- A low-power, high-performance approximate multiplier with configurable partial error recoveryPublished by EDAA ,2014
- Quality programmable vector processors for approximate computingPublished by Association for Computing Machinery (ACM) ,2013
- Approximate computing: An integrated hardware approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Approximate computing: An emerging paradigm for energy-efficient designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- A Flexible Low Power DSP With a Programmable Truncated MultiplierIEEE Transactions on Circuits and Systems I: Regular Papers, 2012
- Design of voltage-scalable meta-functions for approximate computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Trading Accuracy for Power with an Underdesigned Multiplier ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Frame-based dynamic voltage and frequency scaling for a MPEG decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Clustered voltage scaling technique for low-power designPublished by Association for Computing Machinery (ACM) ,1995
- A Two's Complement Parallel Array Multiplication AlgorithmIEEE Transactions on Computers, 1973