A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration
- 13 July 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 59 (8), 1720-1732
- https://doi.org/10.1109/tcsi.2012.2206502
Abstract
A fully integrated dual-channel reconfigurable GNSS receiver supporting Compass/GPS/GLONASS/Galileo systems is implemented in 65 nm CMOS. The receiver incorporates two independent channels to receive dual-frequency signals simultaneously. GNSS signals located at the 1.2 GHz or 1.6 GHz bands are supported, with their bandwidths programmable among 2.2 MHz, 4.2 MHz, 8 MHz, 10 MHz, and 18 MHz. By implementing a flexible frequency plan with a low/zero-IF architecture and reconfigurable analog baseband circuits, only one frequency synthesizer is required to provide the local oscillator (LO) frequency for two channels, thereby avoiding any LO crosstalk. Analog baseband circuits employ operational amplifiers that are capable of power scaling, in order to minimize power consumption across different operating modes. An I/Q mismatch calibration module placed prior to the complex-IF bandpass filter is implemented to improve the image rejection ratio. The receiver achieves a minimum 1.88 dB noise figure, an average 50 dB image rejection ratio, and a 64 dB dynamic range with 1 dB steps of gain-adjustment, with a total power consumption of 31-44 mW. Finally, experimental verification combining both the receiver and a digital baseband shows a positioning result comparable to commercial chips.Keywords
This publication has 18 references indexed in Scilit:
- An $L1$-Band Dual-Mode RF Receiver for GPS and Galileo in 0.18-$\mu {\hbox{m}}$ CMOSIEEE Transactions on Microwave Theory and Techniques, 2009
- Wideband Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-CancelingIEEE Journal of Solid-State Circuits, 2008
- Non-Data-Aided Approach to I/Q Mismatch Compensation in Low-IF ReceiversIEEE Transactions on Signal Processing, 2007
- A Complex Image Rejection Circuit With Sign Detection OnlyIEEE Journal of Solid-State Circuits, 2006
- I/Q Mismatch Compensation Using Adaptive Decorrelation in a Low-IF Receiver in 90-nm CMOS ProcessIEEE Journal of Solid-State Circuits, 2006
- A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NFPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 4-dB NF GPS receiver front-end with AGC and 2-b A/DPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Noise optimization of an inductively degenerated CMOS low noise amplifierIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- GPS receiver architectures and measurementsProceedings of the IEEE, 1999
- Adaptive A/D Converter to Suppress CW Interference in DSPN Spread-Spectrum CommunicationsIEEE Transactions on Communications, 1983