A Novel Biasing Scheme for I-MOS (Impact-Ionization MOS) Devices
- 16 May 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nanotechnology
- Vol. 4 (3), 322-325
- https://doi.org/10.1109/tnano.2005.847001
Abstract
A novel biasing scheme for impact-ionization metal-oxide semiconductor (I-MOS) devices was proposed based on the physics of the device, which features negative biasing at the source region. To confirm the proposed idea, we have simulated an I-MOS whose gate length is 130 nm. According to the simulation results, by increasing the value of the reverse source-to-body bias, we can enhance the electrical characteristics of I-MOS devices. With the source bias of -6.5 V, a 130-nm I-MOS has a threshold voltage of 0.19 V, a subthreshold swing of 3 mV/dec, and a drain induced current enhancement of 20 mV/V. The proposed biasing scheme will make the I-MOS more useful and lead it to act as an ideal switch.Keywords
This publication has 4 references indexed in Scilit:
- Device physics at the scaling limit: what matters? [MOSFETs]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Reverse-order source/drain formation with double offset spacer (RODOS) for low-power and high-speed applicationIEEE Transactions on Nanotechnology, 2003
- I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/qPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis and Simulation of Semiconductor DevicesPublished by Springer Science and Business Media LLC ,1984