Hardware and software techniques for controlling DRAM power modes
- 1 January 2001
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 50 (11), 1154-1173
- https://doi.org/10.1109/12.966492
Abstract
No abstract availableThis publication has 26 references indexed in Scilit:
- Evaluating MMX technology using DSP and multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The multicluster architecture: reducing cycle time through partitioningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power aware page allocationPublished by Association for Computing Machinery (ACM) ,2000
- Influence of compiler optimizations on system powerPublished by Association for Computing Machinery (ACM) ,2000
- Energy-oriented compiler optimizations for partitioned memory architecturesPublished by Association for Computing Machinery (ACM) ,2000
- Custom Memory Management MethodologyPublished by Springer Science and Business Media LLC ,1998
- Energy dissipation in general purpose microprocessorsIEEE Journal of Solid-State Circuits, 1996
- Trends in low-power RAM circuit technologiesProceedings of the IEEE, 1995
- An implementation of interprocedural bounded regular section analysisIEEE Transactions on Parallel and Distributed Systems, 1991
- An efficient parallel motion estimation algorithm for digital image processingIEEE Transactions on Circuits and Systems for Video Technology, 1991