Study of the extrinsic parasitics in nano-scale transistors
- 6 May 2005
- journal article
- Published by IOP Publishing in Semiconductor Science and Technology
- Vol. 20 (6), 652-657
- https://doi.org/10.1088/0268-1242/20/6/029
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- On the Electron Mobility in Ultrathin SOI and GOIIEEE Electron Device Letters, 2004
- Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETsIEEE Transactions on Electron Devices, 2003
- Modeling the fringing electric field effect on the threshold voltage of FD SOI nMOS devices with the LDD/sidewall oxide spacer structureIEEE Transactions on Electron Devices, 2003
- Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETsIEEE Transactions on Nanotechnology, 2003
- Ideal rectangular cross-section Si-Fin channel double-gate MOSFETs fabricated using orientation-dependent wet etchingIEEE Electron Device Letters, 2003
- An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate modeIEEE Transactions on Electron Devices, 2003
- Nanoscale CMOS spacer FinFET for the terabit eraIEEE Electron Device Letters, 2002
- FinFET-a self-aligned double-gate MOSFET scalable to 20 nmIEEE Transactions on Electron Devices, 2000
- Electronic structures and phonon-limited electron mobility of double-gate silicon-on-insulator Si inversion layersJournal of Applied Physics, 1999
- Phonon-limited inversion layer electron mobility in extremely thin Si layer of silicon-on-insulator metal-oxide-semiconductor field-effect transistorJournal of Applied Physics, 1997