PARBLO: Page-Allocation-Based DRAM Row Buffer Locality Optimization
- 6 November 2009
- journal article
- Published by Springer Science and Business Media LLC in Journal of Computer Science and Technology
- Vol. 24 (6), 1086-1097
- https://doi.org/10.1007/s11390-009-9297-1
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Parallelism-Aware Batch SchedulingACM SIGARCH Computer Architecture News, 2008
- A Burst Scheduling Access Reordering MechanismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Memory Controller Optimizations for Web ServersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Cache Optimization for Coarse Grain Task Parallel Processing Using Inter-Array PaddingLecture Notes in Computer Science, 2004
- Improving effective bandwidth through compiler enhancement of global cache reusePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data localityPublished by Association for Computing Machinery (ACM) ,2000
- Memory access schedulingPublished by Association for Computing Machinery (ACM) ,2000
- Dynamic access ordering for streamed computationsIEEE Transactions on Computers, 2000
- An empirical study of the effects of careful page placement in LinuxPublished by Association for Computing Machinery (ACM) ,1998
- Page placement algorithms for large real-indexed cachesACM Transactions on Computer Systems, 1992