Re-architecting DRAM memory systems with monolithically integrated silicon photonics
- 19 June 2010
- journal article
- conference paper
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 38 (3), 129-140
- https://doi.org/10.1145/1816038.1815978
Abstract
The performance of future manycore processors will only scale with the number of integrated cores if there is a corresponding increase in memory bandwidth. Projected scaling of electrical DRAM architectures appears unlikely to suffice, being constrained by processor and DRAM pin-bandwidth density and by total DRAM chip power, including off-chip signaling, cross-chip interconnect, and bank access energy. In this work, we redesign the DRAM main memory system using a proposed monolithically integrated silicon photonics technology and show that our photonically interconnected DRAM (PIDRAM) provides a promising solution to all of these issues. Photonics can provide high aggregate pin-bandwidth density through dense wavelength-division multiplexing. Photonic signaling provides energy-efficient communication, which we exploit to not only reduce chip-to-chip interconnect power but to also reduce cross-chip interconnect power by extending the photonic links deep into the actual PIDRAM chips. To complement these large improvements in interconnect bandwidth and power, we decrease the number of bits activated per bank to improve the energy efficiency of the PIDRAM banks themselves. Our most promising design point yields approximately a 10x power reduction for a single-chip PIDRAM channel with similar throughput and area as a projected future electrical-only DRAM. Finally, we propose optical power guiding as a new technique that allows a single PIDRAM chip design to be used efficiently in several multi-chip configurations that provide either increased aggregate capacity or bandwidth.Keywords
This publication has 22 references indexed in Scilit:
- A 12.3-mW 12.5-Gb/s Complete Transceiver in 65-nm CMOS ProcessIEEE Journal of Solid-State Circuits, 2010
- A 47$\,\times\,$10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOSIEEE Journal of Solid-State Circuits, 2010
- 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via TechnologyIEEE Journal of Solid-State Circuits, 2009
- FireflyACM SIGARCH Computer Architecture News, 2009
- OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical InterconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Silicon photonics for compact, energy-efficient interconnects [Invited]Journal of Optical Networking, 2007
- Challenges in Building a Flat-Bandwidth Memory Hierarchy for a Large-Scale Computer with Proximity CommunicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Improving Power and Data Efficiency with Threaded Memory Modules2006 International Conference on Computer Design, 2006
- CMOS Photonics for High-Speed InterconnectsIEEE Micro, 2006
- Compact efficient broadband grating coupler for silicon-on-insulator waveguidesOptics Letters, 2004