Practical Strategies for Power-Efficient Computing Technologies
- 22 January 2010
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 98 (2), 215-236
- https://doi.org/10.1109/jproc.2009.2035451
Abstract
After decades of continuous scaling, further advancement of silicon microelectronics across the entire spectrum of computing applications is today limited by power dissipation. While the trade-off between power and performance is well-recognized, most recent studies focus on the extreme ends of this balance. By concentrating instead on an intermediate range, an ~ 8× improvement in power efficiency can be attained without system performance loss in parallelizable applications-those in which such efficiency is most critical. It is argued that power-efficient hardware is fundamentally limited by voltage scaling, which can be achieved only by blurring the boundaries between devices, circuits, and systems and cannot be realized by addressing any one area alone. By simultaneously considering all three perspectives, the major issues involved in improving power efficiency in light of performance and area constraints are identified. Solutions for the critical elements of a practical computing system are discussed, including the underlying logic device, associated cache memory, off-chip interconnect, and power delivery system. The IBM Blue Gene system is then presented as a case study to exemplify several proposed directions. Going forward, further power reduction may demand radical changes in device technologies and computer architecture; hence, a few such promising methods are briefly considered.Keywords
This publication has 50 references indexed in Scilit:
- A perspective on today’s scaling challenges and possible future directionsSolid-State Electronics, 2007
- A Fully Integrated On-Chip DC–DC Conversion and Power Management SystemIEEE Journal of Solid-State Circuits, 2004
- Extremely scaled silicon nano-CMOS devicesProceedings of the IEEE, 2003
- Supply and threshold voltage scaling for low power CMOSIEEE Journal of Solid-State Circuits, 1997
- Back-gated CMOS on SOIAS for dynamic threshold voltage controlIEEE Transactions on Electron Devices, 1997
- Low power microelectronics: retrospect and prospectProceedings of the IEEE, 1995
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- Effect of randomness in the distribution of impurity ions on FET thresholds in integrated electronicsIEEE Journal of Solid-State Circuits, 1975
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974