Low-Power VLSI Implementation of the Inner Receiver for OFDM-Based WLAN Systems
- 14 March 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 55 (2), 672-686
- https://doi.org/10.1109/tcsi.2007.913732
Abstract
In this paper, we propose low-power designs for the synchronizer and channel estimator units of the Inner Receiver in wireless local area network systems. The objective of the work is the optimization, with respect to power, area, and latency, of both the signal processing algorithms themselves and their implementation. Novel circuit design strategies have been employed to realize optimal hardware and power efficient architectures for the fast Fourier transform, arc tangent computation unit, numerically controlled oscillator, and the decimation filters. The use of multiple clock domains and clock gating reduces the power consumption further. These blocks have been integrated into an experimental digital baseband processor for the IEEE 802.11a standard implemented in the 0.25mum- 5-metal layer BiCMOS technology from Institute for High Performance Microelectronics.Keywords
This publication has 10 references indexed in Scilit:
- Efficient Inner Receiver Design for OFDM-Based WLAN Systems: Algorithm and ArchitectureIEEE Transactions on Wireless Communications, 2007
- Modified virtually scaling-free adaptive CORDIC rotator algorithm and architectureIEEE Transactions on Circuits and Systems for Video Technology, 2005
- Digital VLSI OFDM Transceiver Architecture for Wireless SoC DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A CORDIC like processor for computation of arctangent and absolute magnitude of a vectorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 64-Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDMIEEE Journal of Solid-State Circuits, 2004
- Virtually scaling-free adaptive CORDIC rotatorIEE Proceedings - Computers and Digital Techniques, 2004
- Optimized low-power synchronizer design for the IEEE 802.11a standardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A single-chip 802.11a MAC/PHY with a 32-b RISC processorIEEE Journal of Solid-State Circuits, 2003
- On design techniques for approximately linear phase recursive digital filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971