Negative bias temperature instability (NBTI) in deep sub-micron p/sup +/-gate pMOSFETs
- 11 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET'sIEEE Transactions on Electron Devices, 1999
- A physically based predictive model of Si/SiO2 interface trap generation resulting from the presence of holes in the SiO2Applied Physics Letters, 1997
- Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-interfacePhysical Review B, 1995
- Interface-trap generation at ultrathin SiO2 (4–6 nm)-Si interfaces during negative-bias temperature agingJournal of Applied Physics, 1995
- The characterization of hot carrier damage in p-channel transistorsIEEE Transactions on Electron Devices, 1993
- Mechanism of negative-bias-temperature instabilityJournal of Applied Physics, 1991
- Hole traps and trivalent silicon centers in metal/oxide/silicon devicesJournal of Applied Physics, 1984