Minimal Test Sets for Combinational Circuits
- 24 August 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 204-209
- https://doi.org/10.1109/test.1991.519511
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic synthesis of 100-percent testable logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- SMART And FAST: Test Generation for VLSI Scan-Design CircuitsIEEE Design & Test of Computers, 1986
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981