FPGA based delay PUF implementation for security applications
- 1 December 2017
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2017 International Conference on Technological Advancements in Power and Energy ( TAP Energy)
Abstract
A new type of authentication of a device or chip called Physically Unclonable functions (PUFs) is developed such that, with the built-in manufacturing differences, it provides security. A delay based Physical Unclonable Function (PUF) is implemented in this project on FPGA and its presentation is experimented. By using combinatorial logic, the PUF logic execution is done. In this project, four types of delay PUFs, viz, Arbiter PUF, Xor - Arbiter PUF, Lightweight Secure PUF and Feed Forward PUF are implemented. Delay based PUF utilize built-in delay characteristics of the physical components that alters between chip to chip. Low-cost validation of IC's based on PUFs usage is described. The CRP's usage are for the authentication of a chip or a gadget. The entire project is implemented using Verilog HDL and synthesised with a Xilinx Vivado 2012.2. This project focuses on reducing area consumption, increasing speed and consuming low power.Keywords
This publication has 14 references indexed in Scilit:
- Enhancing PUF reliability by machine learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- FPGA-based strong PUF with increased uniqueness and entropy propertiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Programmable MISR modules for logic BIST based VLSI testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Implementing delay based physically unclonable functions on FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Why Attackers Win: On the Learnability of XOR Arbiter PUFsPublished by Springer Science and Business Media LLC ,2015
- Physical Unclonable Functions and Applications: A TutorialProceedings of the IEEE, 2014
- PUF Modeling Attacks on Simulated and Silicon DataIEEE Transactions on Information Forensics and Security, 2013
- Design and evaluation of a delay-based FPGA Physically Unclonable FunctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Techniques for Design and Implementation of Secure Reconfigurable PUFsACM Transactions on Reconfigurable Technology and Systems, 2009
- A technique to build a secret key in integrated circuits for identification and authentication applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004