An on-chip cache compression technique to reduce decompression overhead and design complexity
- 31 December 2000
- journal article
- Published by Elsevier BV in Journal of Systems Architecture
- Vol. 46 (15), 1365-1382
- https://doi.org/10.1016/s1383-7621(00)00030-8
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Instruction fetch mechanisms for VLIW architectures with compressed encodingsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving code density using compression techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Procedure based program compressionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Empirical study of memory-data: Characteristics and compressibilityIEE Proceedings - Computers and Digital Techniques, 1998
- An object code compression approach to embedded processorsPublished by Association for Computing Machinery (ACM) ,1997
- Missing the memory wallACM SIGARCH Computer Architecture News, 1996
- Memory bandwidth limitations of future microprocessorsPublished by Association for Computing Machinery (ACM) ,1996
- Practical dictionary management for hardware data compressionCommunications of the ACM, 1992
- Dynamic base register cachingPublished by Association for Computing Machinery (ACM) ,1991
- A universal algorithm for sequential data compressionIEEE Transactions on Information Theory, 1977