Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS
- 14 March 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 58 (9), 2189-2200
- https://doi.org/10.1109/tcsi.2011.2112595
Abstract
While the general trend in CMOS technology scaling is mostly focused on high-performance and high-speed circuits, the potential use of advanced nanoscale technologies for ultra-low power (ULP) applications with lower operating frequencies is still debated. In these types of applications, the supply voltage is generally reduced well below threshold voltage of MOS devices in order to limit dissipation and to control the device leakage current due to the subthreshold channel residual current. However, recent studies show that reducing the supply voltage increases the device susceptibility to process variations, resulting in delay spread and decreased noise margin. This article presents an analytical approach for studying the effect of technology scaling and variability on performance of ULP integrated systems. Unlike the conventional design methodologies, we include the effect of process variation on circuit performance (such as on noise margin and delay) in each step of design and optimization. Here, the power dissipation and noise margin are both calculated as a function of turn-on and turn-off current of devices. This approach helps to explore the effect of these two quantities on performance of CMOS digital circuits. The trade-offs between the choice of supply voltage, threshold voltage, device dimensions, delay performance, activity rate, and power consumption are analytically examined using predictive device models, for different technology nodes. Taking into account the circuit reliability requirements, this analysis can be used to optimize the system performance with proper device sizing and selecting supply voltage.Keywords
This publication has 20 references indexed in Scilit:
- Nanometer Device Scaling in Subthreshold Logic and SRAMIEEE Transactions on Electron Devices, 2007
- Modeling and sizing for minimum energy operation in subthreshold circuitsIEEE Journal of Solid-State Circuits, 2005
- A 180-mV subthreshold FFT processor using a minimum energy design methodologyIEEE Journal of Solid-State Circuits, 2005
- Perspectives on power-aware electronicsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- A 175-MV multiply-accumulate unit using an adaptive supply voltage and body bias architectureIEEE Journal of Solid-State Circuits, 2002
- An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applicationsAnalog Integrated Circuits and Signal Processing, 1995
- Noise margin criteria for digital logic circuitsIEEE Transactions on Education, 1993
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987
- Worst-case static noise margin criteria for logic circuits and their mathematical equivalenceIEEE Journal of Solid-State Circuits, 1983