FPGA‐based HPC accelerators: An evaluation on performance and energy efficiency
- 22 August 2021
- journal article
- research article
- Published by Wiley in Concurrency and Computation: Practice and Experience
- Vol. 34 (20), e6570
- https://doi.org/10.1002/cpe.6570
Abstract
No abstract availableKeywords
This publication has 29 references indexed in Scilit:
- merAligner: A Fully Parallel Sequence AlignerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- On the characterization of OpenCL dwarfs on fixed and reconfigurable platformsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis ToolsInternational Journal of Reconfigurable Computing, 2013
- A Roofline Model of EnergyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- A comprehensive comparison of GPU- and FPGA-based acceleration of reflection image reconstruction for 3D ultrasound computer tomographyJournal of Real-Time Image Processing, 2012
- Accelerating a Random Forest Classifier: Multi-Core, GP-GPU, or FPGA?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- RooflineCommunications of the ACM, 2009
- Accelerating Compute-Intensive Applications with GPUs and FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Striped Smith–Waterman speeds database searches six times over other SIMD implementationsBioinformatics, 2006
- Impact of modern memory subsystems on cache optimizations for stencil computationsPublished by Association for Computing Machinery (ACM) ,2005